Locking Protocols for Large - ScaleCache - Coherent Shared Memory

نویسندگان

  • Lory D. Molesky
  • Krithi Ramamritham
چکیده

Signiicant performance advantages can be realized by implementing a database system on a cache-coherent shared memory multiprocessor. An eecient implementation of a lock manager is a prerequisite for eecient transaction processing in multiprocessor database systems. To this end, we examine two approaches to the implementation of locking in a cache-coherent shared memory multiprocessor database system. The rst approach, shared-memory locking (SML), allows each node (processor) of the multiprocessor to acquire and release locks directly via the use of cache-coherent shared memory. The second approach, message-passing locking (MPL), typically requires messages to be sent to a lock manager, located on a remote node. Our empirical evaluation of these approaches on the KSR-1 multiprocessor indicates that for most database locking traac patterns, the performance of SML is substantially superior to that of MPL. For instance, when contention is high, the performance of SML is nearly an order of magnitude better than MPL.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

RAMP-White: An FPGA-Based Coherent Shared Memory Parallel Computer Emulator

This paper describes the architecture of RAMP-White, an FPGA-based coherent shared memory machine. RAMP-White aims to provide a configurable coherent shared memory research platform while also demonstrating how large systems can be assembled using RAMP building blocks. The platform is sufficiently flexible to handle different coherency protocols, memory hierarchies and even processor ISAs and i...

متن کامل

A Locally Cache-Coherent Multiprocessor Architecture

Recently there has been considerable interest in cache coherency protocols in shared-memory multiprocessor systems, particularly in protocols which are scalable, i.e. suitable for very large systems. However, cache coherency scalability (CCS) entails heavy performance overhead and system cost, so a critical examination of the assumptions underlying the quest for CCS is undertaken here. A non-CC...

متن کامل

Experiences Building a Coherent, Shared Memory Machine: RAMP-White

This paper describes our experience implementing RAMP-White, an FPGA-based cache coherent shared memory machine designed to run a single image OS. The system is architected to easily handle different coherency protocols, memory hierarchies and processor ISAs and implementations. We describe our efforts to build the generic shared memory hardware support and to port Linux and Plan9 onto the system.

متن کامل

cient Locking for Shared Memory Database Systems 1

Signi cant performance advantages can be realized by implementing a database system on a shared memory multiprocessor. An e cient implementation of a lock manager is a prerequisite for e cient transaction processing in multiprocessor database systems. To this end, we advocate adopting an autonomous locking strategy. In autonomous locking, transactions acquire and release locks via operations on...

متن کامل

High Performance Software Coherence for Current and Future Architectures1

Shared memory provides an attractive and intuitive programming model for large-scale parallel computing, but requires a coherence mechanism to allow caching for performance while ensuring that processors do not use stale data in their computation. Implementation options range from distributed shared memory emulations on networks of workstations to tightly coupled fully cache-coherent distribute...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1995